Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
M
marlin-anet-a8
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Jonas Leder
marlin-anet-a8
Commits
f92b0dc6
Commit
f92b0dc6
authored
10 years ago
by
Scott Lahteine
Browse files
Options
Downloads
Plain Diff
Merge pull request #1486 from Souko/patch-1
Update ultralcd_st7920_u8glib_rrd.h
parents
8be25389
e7ecf14d
Branches
Branches containing commit
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
Marlin/ultralcd_st7920_u8glib_rrd.h
+2
-2
2 additions, 2 deletions
Marlin/ultralcd_st7920_u8glib_rrd.h
with
2 additions
and
2 deletions
Marlin/ultralcd_st7920_u8glib_rrd.h
+
2
−
2
View file @
f92b0dc6
...
@@ -55,11 +55,11 @@ uint8_t u8g_dev_rrd_st7920_128x64_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, vo
...
@@ -55,11 +55,11 @@ uint8_t u8g_dev_rrd_st7920_128x64_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, vo
WRITE
(
ST7920_CLK_PIN
,
1
);
WRITE
(
ST7920_CLK_PIN
,
1
);
ST7920_CS
();
ST7920_CS
();
u8g_Delay
(
9
0
);
//initial delay for boot up
u8g_Delay
(
12
0
);
//initial delay for boot up
ST7920_SET_CMD
();
ST7920_SET_CMD
();
ST7920_WRITE_BYTE
(
0x08
);
//display off, cursor+blink off
ST7920_WRITE_BYTE
(
0x08
);
//display off, cursor+blink off
ST7920_WRITE_BYTE
(
0x01
);
//clear CGRAM ram
ST7920_WRITE_BYTE
(
0x01
);
//clear CGRAM ram
u8g_Delay
(
1
0
);
//delay for CGRAM clear
u8g_Delay
(
1
5
);
//delay for CGRAM clear
ST7920_WRITE_BYTE
(
0x3E
);
//extended mode + GDRAM active
ST7920_WRITE_BYTE
(
0x3E
);
//extended mode + GDRAM active
for
(
y
=
0
;
y
<
HEIGHT
/
2
;
y
++
)
//clear GDRAM
for
(
y
=
0
;
y
<
HEIGHT
/
2
;
y
++
)
//clear GDRAM
{
{
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment